128K x 36, 256K x 18 memory configurations Supports high performance system speed - 200 MHz (3.2 ns Clock-to-Data Access) ZBTTM Feature - No dead cycles between write and.
4-word burst capability (interleaved or linear) Individual byte write (BW 1 - BW4) control (May tie active) Three chip e.
The IDT71V3556/58 are 3.3V high-speed 4,718,592-bit (4.5 Megabit) synchronous SRAMS. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, they have been given the name ZBTTM, .
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 477.21KB)